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Abstract 
Addition is the most frequent floating-point operation in modem microprocessors. Due to 
its complex shift-add-shift-round data flow, floating-point addition can have a long latency. 
To achieve maximum system performance, it is necessary to design the floating-point adder to 
have minimum latency, while still providing maximum throughput. This paper proposes a new 
floating-point addition algorithm which exploits the ability of dynamically scheduled processors 
to utilize functional units which complete in variable time. By recognizing that certain operand 
combinations do not require all of the steps in the complex addition data flow, the mean latency 
is reduced. Simulation on SPECfp92 applications demonstrates that a speedup in mean addition 
latency of 1.33 can be achieved using this algorithm, while maintaining single-cycle throughput. 
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1. Introduction 
Floating-point (FP) addition and subtraction are very frequent FP operations. 
Together, they account for over half of the total FP operations in typical scientific 
applications [ 111. Both addition and subtraction utilize the FP adder. Techniques to 
reduce the latency and increase the throughput of the FP adder have therefore been the 
subject of much previous research. 
Due to its many serial components, FP addition can have a longer latency than FP 
multiplication. Pipelining is a commonly used method to increase the throughput of 
the adder. However, it does not reduce the latency. Previous research has provided 
algorithms to reduce the latency by performing some of the operations in parallel. This 
parallelism is achieved at the cost of additional hardware. The minimum achievable 
latency using such algorithms in high clock-rate microprocessors has been three cycles, 
with a throughput of one cycle. 
To further reduce the latency, it is necessary to remove one or more of the remaining 
serial components in the data flow. In this study, it is observed that not all of the 
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components are needed for all input operands. Two variable latency techniques are 
proposed to take advantage of this behavior and to reduce the mean addition latency, 
referred to as the average addition latency throughout the rest of this paper. To take 
advantage of the reduced average latency, it is necessary that the processor be able 
to exploit a variable latency functional unit. Thus, the processor must use some form 
of dynamic instruction scheduling with out-of-order completion in order to use the 
reduced latency and achieve maximum system performance. 
The remainder of this paper is organized as follows: Section 2 presents previous 
research in FP addition. Section 3 presents two forms of the proposed algorithm. 
Section 4 analyzes the performance of the algorithm. Section 5 is the conclusion. 
2. FP addition algorithms 
FP addition comprises several individual operations. Higher performance is achieved 
by reducing the maximum number of serial operations in the critical path of the al- 
gorithm. The following sections summarize the results of previous research in the 
evolution of high-performance FP addition algorithms. Throughout this study, the anal- 
ysis assumes IEEE double-precision operands. An IEEE double-precision operand is 
a 64 bit word, comprising a 1 bit sign, an 11 bit biased exponent, and a 52 bit signifi- 
cand, with one hidden significand bit [l]. 
2.1. Basic 
The straightforward addition algorithm Basic requires the most serial operations. 
It has the following steps [ 191: 
(1) Exponent subtraction: Perform subtraction of the exponents to form the absolute 
difference IE, - & I= d. 
(2) Alignment: Right shift the significand of the smaller operand by d bits. The larger 
exponent is denoted Ef. 
(3) Significand addition: Perform addition or subtraction according to the effective 
operation, which is a function of the opcode and the signs of the operands. 
(4) Conversion: Convert the significand result, when negative, to a sign-magnitude 
representation. The conversion requires a two’s complement operation, including 
an addition step. 
(5) Leading-one detection: Determine the amount of left shift needed in the case 
of subtraction yielding cancellation. For addition, determine whether or not a 1 bit 
right is required. Priority encode (PENC) the result to drive the normalizing shifter. 
(6) Normalization: Normalize the significand and update Ef appropriately. 
(7) Rounding: Round the final result by conditionally adding 1 unit in the last place 
(ulp), as required by the IEEE standard [l]. If rounding causes an overflow, 
perform a 1 bit right shift and increment Ef. 
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The latency of this algorithm is large, due to its many long-length components. 
It contains two full-length shifts, in steps (2) and (6). It also contains three full-length 
significand additions, in steps (3), (4) and (7). 
2.2. Two-path 
Several improvements can be made to Basic in order to reduce its total latency. 
These improvements come typically at the cost of adding additional hardware. These 
improvements are based on noting certain characteristics of FP addition/subtraction 
computation: 
(1) The sign of the exponent difference determines which of the two operands is larger. 
By swapping the operands such that the smaller operand is always subtracted from 
the larger operand, the conversion in step (4) is eliminated in all cases except for 
equal exponents. In the case of equal exponents, it is possible that the result of 
step (3) may be negative. Only in this event could a conversion step be required. 
Because there would be no initial aligning shift, the result after subtraction would 
be exact and there will be no rounding. Thus, the conversion addition in step (4) 
and the rounding addition in step (7) become mutually exclusive by appropriately 
swapping the operands. This eliminates one of the three carry-propagate addition 
delays. 
(2) In the case of effective addition, there is never any cancellation of the results. 
Accordingly, only one full-length shift, an initial aligning shift, can ever be needed. 
For subtraction, two cases need to be distinguished. First, when the exponent 
difference d > 1, a full-length aligning shift may be needed. However, the result 
will never require more than a 1 bit left shift. Similarly if d d 1, no full-length 
aligning shift is necessary, but a full-length normalizing shift may be required in 
the case of subtraction. In this case, the 1 bit aligning shift and the conditional 
swap can be predicted from the low-order two bits of the exponents, reducing 
the latency of this path. Thus, the full-length alignment shift and the full-length 
normalizing shift are mutually exclusive, and only one such shift need ever appear 
on the critical path. These two cases can be denoted CLOSE for d < 1, and FAR 
for d > 1, where each path comprises only one full-length shift [5]. 
(3) Rather than using leading-one-detection after the completion of the significand 
addition, it is possible to predict the number of leading zeros in the result directly 
from the input operands. This leading-one-prediction (LOP) can therefore proceed, 
in parallel, with the significand addition using specialized hardware [7,14]. 
An improved adder takes advantage of these three cases. It implements the significand 
datapath in two parts: the CLOSE path and FAR path. At a minimum, the cost for 
this added performance is an additional significand adder and a multiplexor to select 
between the two paths for the final result. Adders based on this algorithm have been 
used in several commercial designs [3,4, lo]. A block diagram of the improved Two- 
Path algorithm is shown in Fig. 1. 
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Fig. 1. Two-path algorithm. 
2.3. Pipelining 
To increase the throughput of the adder, a standard technique is to pipeline the unit 
such that each pipeline stage comprises the smallest possible atomic operation. While 
an FP addition may require several cycles to return a result, a new operation can begin 
each cycle, providing maximum throughput. Fig. 1 shows how the adder is typically 
divided in a pipelined implementation. It is clear that this algorithm fits well into a four- 
cycle pipeline for a high-speed processor with a cycle time between 10 and 20 gates. 
The limiting factors on the cycle time are the delay of the significand adder (S&Add) in 
the second and third stages, and the delay of the final stage to select the true result and 
drive it onto a result bus. The first stage has the least amount of computation; the FAR 
path has the delay of at least one 11 bit adder and two multiplexors, while the CLOSE 
path has only the delay of the 2 bit exponent prediction logic and one multiplexor. Due 
to the large atomic operations in the second stage, the full-length shifter and significand 
adder, it is unlikely that the two stages can be merged, requiring four distinct pipeline 
stages. 
When the cycle time of the processor is significantly larger than that required for 
the FP adder, it is possible to combine pipeline stages, reducing the overall latency 
in machine cycles but leaving the latency in time relatively constant. Commercial 
superscalar processors, such as Sun UltraSparc [6], often have larger cycle times, 
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resulting in a reduced FP addition latency in machine cycles when using the Two- 
Path algorithm. In contrast, superpipelined processors, such as DEC Alpha [2], have 
shorter cycle times and have at least a four-cycle FP addition latency. For the rest of 
this study, it is assumed that the FP adder cycle time is limited by the delay of the 
largest atomic operation within the adder, such that the pipelined implementation of
Two-Path requires four stages. 
2.4. Combined rounding 
A further optimization can be made to the Two-Path algorithm to reduce the number 
of serial operations. This optimization is based upon the realization that the rounding 
step occurs very late in the computation, and it only modifies the result by a small 
amount. By precomputing all possible required results in advance, rounding and conver- 
sion can be reduced to the selection of the correct result, as described by Quach [13,12]. 
Specifically, for the IEEE round to nearest (RN) rounding mode, the computation of 
A + B and A + B + 1 is sufficient o account for all possible rounding and conversion 
possibilities. Incorporating this optimization into Two-Path requires that each signifi- 
cand adder compute both sum and szun+l, typically through the use of a compound 
adder (ComAdd). Selection of the true result is accomplished by analyzing the round- 
ing bits, and then selecting either of the two results. The rounding bits are the sign, 
LSB, guard, and sticky bits. This optimization removes one significand addition step. 
For pipelined implementations, this can reduce the number of pipeline stages from four 
to three. The cost of this improvement is that the significand adders in both paths must 
be modified to produce both sum and sum+ 1. 
For the two directed IEEE rounding modes round to positive and minus infinity 
(RP and EM), it is also necessary to compute A + B + 2. The rounding addition of 
1 ulp may cause an overflow, requiring a 1 bit normalizing right shift. This is not 
a problem in the case of RN, as the guard bit must be 1 for rounding to be required. 
Accordingly, the addition of 1 ulp will be added to the guard bit, causing a carry-out 
into the next most significant bit which, after normalization, is the LSB. However, for 
the directed rounding modes, the guard bit need not be 1. Thus, the explicit addition 
sum+2 is required for correct rounding in the event of overflow requiring a 1 bit 
normalizing right shift. In [12], it is proposed to use a row of half-adders above the 
FAR path significand adder. These adders allow for the conditional pre-addition of 
the additional ulp to produce sum+2. In the Intel i860 floating-point adder [8,15], an 
additional significand adder is used in the third stage. One adder computes um or 
sum+1 assuming that there is no carry out. The additional adder computes the same 
results assuming that a carry out will occur. This method is faster than Quach, as it does 
not introduce any additional delay into the critical path. However, it requires duplication 
of the entire significand adder in the third stage. A block diagram of the three-cycle 
Combined Rounding algorithm based on Quach is shown in Fig. 2. The critical path 
in this implementation is in the third stage consisting of the delays of the half-adder, 
compound adder, multiplexor, and drivers. 
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Fig. 2. Three-cycle pipelined adder with combined rounding. 
3. Variable latency algorithm 
From Fig. 2, it can be seen that the long latency operation in the first cycle occurs in 
the FAR path. It contains hardware to compute the absolute difference of two exponents 
and to conditionally swap the exponents. Depending upon the FP representation used 
within the FPU, the exponents are either 11 bits for IEEE double precision or 15 bits for 
extended precision. As previously stated, the minimum latency in this path comprises 
the delay of an 11 bit adder and two multiplexors. The CLOSE path, in contrast, has 
relatively little computation. A few gates are required to inspect the low-order 2 bits 
of the exponents to determine whether or not to swap the operands, and a multiplexor 
is required to perform the swap. Thus, the CLOSE path is faster than the FAR path 
by a minimum of 
atd > hmx + (taddl 1 - f2bit )- 
3.1. Two cycle 
Rather than letting the CLOSE-path hardware sit idle during the first cycle, it is 
possible to take advantage of the duplicated hardware and initiate CLOSE-path com- 
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putation one cycle earlier. This is accomplished by moving both the second- and third- 
stage CLOSE-path hardware up to their preceding stages. As it has been shown that 
the first stage in the CLOSE path completes very early relative to the FAR path, the 
addition of the second-stage hardware need not result in an increase in cycle time. 
One validation of this assumption is the implementation of the DEC Alpha 21164 FP 
adder [9]. In the DEC implementation, the first cycle of the CLOSE path includes ex- 
ponent prediction and swapping logic along with the significand carry-propagate-adder. 
In contrast, the first cycle of the FAR path contains only the exponent difference hard- 
ware and swapping logic. However, the DEC adder requires a constant four cycles for 
both CLOSE and FAR paths, three cycles to compute the result and one cycle for 
driving the result out of the functional unit. 
The operation of the proposed algorithm is as follows: both paths begin speculative 
execution in the first cycle. At the end of the first cycle, the true exponent difference is 
known from the FAR path. If the exponent difference dictates that the FAR path is the 
correct path, then computation continues in that path for two more cycles, for a total 
latency of three cycles. However, if the CLOSE path is chosen, then computation 
continues for one more cycle, with the result available after a total of two cycles. 
While the maximum latency of the adder remains three cycles, the average latency is 
reduced due to the faster CLOSE path. If the CLOSE path is a frequent path, then 
a considerable reduction in the average latency can be achieved. A block diagram of 
the Two-Cycle algorithm is shown in Fig. 3. 
It can be seen that a result can be driven onto the result bus in either stages 2 or 3. 
Therefore, some logic is required to control the tri-state buffer in the second stage to 
ensure that it only drives a result when there is no result to be driven in stage 3. In the 
case of a collision with a pending result in stage 3, the stage 2 result is simply piped 
into stage 3. While this has the effect of increasing the CLOSE path latency to three 
cycles in these instances, it does not affect throughput. As only a single operation is 
initiated every cycle, it is possible to retire a result every cycle. 
The frequency of collisions depends upon the actual processor microarchitecture as 
well as the program. Worst case collisions would result from a stream of consecutive 
addition operations which alternate in their usage of the CLOSE and FAR paths. The 
distance between consecutive operations depends upon the issue width of the processor 
and the number of functional units. 
Scheduling the use of the results of an adder implementing Two Cycle is not com- 
plicated. At the end of the first cycle, the FAR-path hardware will have determined the 
true exponent difference, and thus the correct path will be known. Therefore, a signal 
can be generated at that time to inform the scheduler whether the result will be avail- 
able at the end of one more cycle or two more cycles. Typically, one cycle is sufficient 
to allow for the proper scheduling of a result in a dynamically scheduled processor. 
3.2. One cycle 
Further reductions in the latency of the CLOSE path can be made after certain 
observations. First, it can be seen that the normalizing left shift in the second cycle 
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is not required for all operations. A normalizing left shift can only be required if 
the effective operation is subtraction. Since additions never need a left shift, addition 
operations in the CLOSE path can complete in the first cycle. Second, in the case of 
effective subtractions, small normalizing shifts, such as d <2, can be separated from 
longer shifts. While longer shifts still require the second cycle to pass through the 
full-length shifter, short shifts can be completed in the first cycle through the addition 
of a separate small multiplexor. Both these cases have a latency of only one cycle, 
with little or no impact on cycle time. If these cases occur frequently, the average 
latency is reduced. A block diagram of this adder is shown in Fig. 4. 
The One-Cycle algorithm allows a result to be driven onto the result bus in any 
of the three stages. As in the Two-Cycle algorithm, additional control for the t&state 
buffers is required to ensure that only one result is driven onto the bus in any cycle. 
In the case of a collision with a pending result in any of the other two stages, the 
earlier results are simply piped into their subsequent stages. This guarantees the correct 
FIFO ordering on the results. While the average latency may increase due to collisions, 
throughput is not affected. 
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Fig. 4. One-two- or three-cycle variable latency adder. 
Scheduling the use of the results from a One-Cycle adder is somewhat more compli- 
cated than for Two Cycle. In general, the instruction scheduling hardware needs some 
advance notice to schedule the use of a result for another functional unit. It may not 
be sulbcient for this notice to arrive at the same time as the data. Thus, an additional 
mechanism may be required to determine as soon as possible before the end of the first 
cycle whether the result will complete either (1) in the first cycle or (2) the second 
or third cycles. A proposed method is as follows. First, it is necessary to determine 
quickly whether the correct path is the CLOSE or FAR path. This can be determined 
from the absolute difference of the exponents. If all bits of the difference except for 
the LSB are 0, then the absolute difference is either 0 or 1 depending upon the LSB, 
and the correct path is the CLOSE path. To detect this situation fast, an additional 
small leading-one-predictor is used in parallel with the exponent adder in the FAR 
path to generate a CLOSE/FAR signal. This signal is very fast, as it does not depend 
on exactly where the leading one is, only if it is in a position greater than the LSB. 
Predicting early in the first cycle whether or not a CLOSE-path operation can com- 
plete in one or two cycles may require additional hardware. Effective additions require 
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Fig. 5. Additional hardware for one-cycle operation prediction. 
no other information than the CLOSE/FAR signal, as all CLOSE-path effective ad- 
ditions can complete in the first cycle. In the case of effective subtractions, an addi- 
tional specialized leading-one-predictor can be included in the significand portion of 
the CLOSE path to predict quickly whether the leading one will be in any of the 
high order three bits. If it will be in these bits, then it generates a one-cycle signal; 
otherwise, it generates a two-cycle signal. A block diagram of the additional hardware 
required for early prediction of one-cycle operations is shown in Fig. 5. An implemen- 
tation of this early prediction hardware should produce a one-cycle signal in less than 
8 gate delays, or about half a cycle. 
4. Performance results 
To demonstrate the effectiveness of these two algorithms in reducing the aver- 
age latency, the algorithms were simulated using operands from actual applications. 
The data for the study was acquired using the ATOM instrumentation system [ 171. 
ATOM was used to instrument ten applications from the SPECfp92 [ 161 benchmark 
suite. These applications were then executed on a DEC Alpha 3000/500 workstation. 
The benchmarks used the standard input data sets, and each executed approximately 
three billion instructions. All double-precision FP addition and subtraction operations 
were instrumented. The operands from each operation were used as input to a custom 
FP adder simulator. The simulator recorded the effective operation, exponent difference, 
and normalizing distance for each set of operands. 
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Fig. 6 is a histogram of the exponent differences for the observed operands, and it 
also is a graph of the cumulative frequency of operations for each exponent difference. 
This figure shows the distribution of the lengths of the initial aligning shifts. It should 
be noted that 57% of the operations are in the FAR path with Ed > 1, while 43% are 
in the CLOSE path. A comparison with a different study of FP addition operands [ 181 
on a much different architecture using different application provides validation for these 
results. In that study, six problems were traced on an IBM 704, tracking the aligning 
and normalizing shift distances. It was determined that 45% of the operands required 
aligning right shifts of 0 or 1 bit, while 55% required more than a 1 bit right shift. 
The extreme similarity in the results suggests a fundamental distribution of FP addition 
operands in scientific applications. 
An implementation of the Two-Cycle algorithm therefore utilizes the two-cycle path 
43% of the time with a performance of 
Average latency = 3 x (0.57) + 2 x (0.43) = 2.57 cycles, 
Speedup= & = 1.17. 
Thus, an implementation of the Two-Cycle algorithm has a speedup in average addition 
latency of 1.17, with little or no effect on cycle time. 
Implementations of the One-Cycle algorithm reduce the average latency even further. 
An analysis of the effective operations in the CLOSE path shows that the total of 
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43% can be broken down into 20% effective addition and 23% effective subtraction. 
As effective additions do not require any normalization in the close path, they complete 
in the first cycle. An implementation allowing effective addition to complete in the first 
cycle is referred to as adds, and has the following performance: 
Average latency = 3 x (0.57) + 2 x (0.23) + 1 x (0.20) = 2.37 cycles, 
Speedup = & = 1.27. 
Thus, adds reduces the average latency to 2.37 cycles, for a speedup of 1.27. 
Fig. 7 is a histogram of the normalizing left-shift distances for effective subtractions 
in the CLOSE path. From Fig. 7, it can be seen that the majority of the normalizing 
shifts occur for distances of less than three bits. Only 4.4% of the effective subtractions 
in the CLOSE path require no normalizing shift. However, 22.4% of the subtractions 
require a 1 bit normalizing 1eR shift, and 25.7% of the subtractions require a 2 bit 
normalizing left shift. In total, 52.5% of the CLOSE-path subtractions require a left 
shift less than or equal to 2 bits. The inclusion of separate hardware to handle these 
frequent short shifts provides a performance gain. 
Three implementations of the One-Cycle algorithm could be used to exploit this 
behavior. They are denoted subsO, subsl, and subs2, which allow completion in the 
tirst cycle for effective subtractions with maximum normalizing shift distances of 0, 1, 
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and 2 bits, respectively. The most aggressive implementation subs2 has the following 
performance: 
Average latency = 3 x (0.57) + 2 x (0.11) + 1 x (0.32) = 2.25 cycles, 
Speedup = &. = 1.33. 
Allowing all effective additions and those effective subtractions with normalizing shift 
distances of 0, 1, and 2 bits to complete in the first cycle reduces the average latency 
to 2.25 cycles, for a speedup of 1.33. 
The performance of the proposed techniques is summarized in Fig. 8. For each 
technique, the average latency is shown, along with the speedup provided over the 
base Two-Path FP adder with a fixed latency of 3 cycles. 
5. Conclusions 
This study has presented two techniques for reducing the average latency of FP 
addition. Previous research as shown techniques to guarantee a maximum latency of 
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3 cycles in high clock-rate processors. This study shows that additional performance can 
be achieved in dynamic instruction scheduling processors by exploiting the distribution 
of operands that use the CLOSE path. It has been shown that 43% of the operands 
in the SPECfp92 applications use the CLOSE path, resulting in a speedup of 1.17 
for the Two-Cycle algorithm. By allowing effective additions in the CLOSE path to 
complete in the first cycle, a speedup of 1.27 is achieved. For even higher performance, 
an implementation of the One-Cycle algorithm achieves a speedup of 1.33 by allowing 
effective subtractions requiring very small normalizing shifts to complete in the first 
cycle. These techniques do not add significant hardware, nor do they impact cycle time. 
They provide a reduction in average latency while maintaining single-cycle throughput. 
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